Using Versal in High-Performance DSP Applications

Workshop

–

Presented by AMD and DesignLinx.

Coming to a City Near You

What's Covered in

Using Versal in High-Performance DSP Applications

This one-day workshop will explore high performance applications targeting the AMD Versal Adaptive SoC device. Learn about system design flows to incorporate the AI Engine with other Versal Adaptive SoC data processing resources. A comparison of performance capabilities between Versal resources will be explored, along with power analysis of these components. The Versal AI Engine architecture and programming models will be explained, as well as the data communications interface to the AI engines and data movement options within the AI Engine array. Reference design examples are included.

Who Should Attend

The workshop is ideal for system architects, algorithm developers, DSP engineers, software and hardware developers, and anyone who needs to accelerate their software applications using AMD devices.

Your registration has been received. Details will follow via email. Thank you!

Oops! Something went wrong while submitting the form.

Thank you! We'll keep you posted.

Oops! Something went wrong while submitting the form.

Agenda

Using Versal in High-Performance DSP Applications

Presented by AMD and DesignLinx.

Continental Breakfast and Introduction

System Level Design Considerations

Versal Adaptive SoC Tool Flow
Application Partitioning on Versal Adaptive SoCs
Tool Integration/Compatibility

Data Movement Between Processing Engines

Channelizer Reference Design Example

Versal AIE/DSP58 Performance Comparison

Benchmarking Examples of Various Functions
DSP58E Blocks or AI Engine… which should I use?

Power Analysis

Comparison of Power Consumption of Versal Resources
Power Analysis Tools
Design Examples

Introducing QuickStart

Design Assistance for Versal
Designing without Hardware
Remote Access

Versal Adaptive SoC Architecture

Scalar Engine Resources
Adaptable Engine Resources
Intelligent Engine Resources
Memory
IO and Interfaces
Programmable Network on Chip

Versal AI Engine Architecture Detail

AI Engine Components
Data Movement
AIE/PL Interfaces
Design Flow: How to Write C-Code for AI Engines; Designing for Performance Using Vector Acceleration

Versal Device Availability

Presented by AMD

Software Roadmap

Presented by AMD

Verification

Emulation, Simulation, and Debug Strategies

Wrap Up and Q&A